

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patant and Trademark Office Address: COMMISSIONER FOR PATENTS

exendria, Virginia 22313-1450

				\ 1		
APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/994,574 11/26/2001		11/26/2001	William R. Wheeler	10559/602001/P12886	10559/602001/P12886 7301	
20985	7590	04/14/2006	EXAMINER			
FISH & RIC	CHARDS	SON, PC	GUILL, RU	GUILL, RUSSELL L		
P.O. BOX 10)22					
MINNEAPOLIS, MN 55440-1022				ART UNIT	PAPER NUMBER	
			•	2123		

DATE MAILED: 04/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	-	Application No.	Applicant(s)				
		09/994,574	WHEELER ET AL.				
Office Action Summ	nary	Examiner	Art Unit				
		Russell L. Guill	2123				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PE WHICHEVER IS LONGER, FROM - Extensions of time may be available under th after SIX (6) MONTHS from the mailing date - If NO period for reply is specified above, the r - Failure to reply within the set or extended per Any reply received by the Office later than thr earned patent term adjustment. See 37 CFR	A THE MAILING DA e provisions of 37 CFR 1.13 of this communication. naximum statutory period w iod for reply will, by statute, ee months after the mailing	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be still apply and will expire SIX (6) MONTHS for cause the application to become ABANDO	ON. It timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).				
Status							
	2b)⊠ This ondition for allowan	ecember 2005. action is non-final. ace except for formal matters, p ax parte Quayle, 1935 C.D. 11,					
Disposition of Claims							
	is/are withdrawed. 25 is/are rejected. ted to. to restriction and/or to by the Examiner eptember 2003 is/a any objection to the coincluding the correction	rn from consideration. election requirement. re: a) ⊠ accepted or b) □ objuiction obj	See 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119	•						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing 3) Information Disclosure Statement(s) (PT Paper No(s)/Mail Date		4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:					

Art Unit: 2123

DETAILED ACTION

- 1. This action is in response to an <u>Amendment</u> filed December 30, 2005. Claims 2, 8 and 19 have been canceled. Claims 1, 3, 7, 9, 15, 18, 20 and 25 have been amended. Claims 1, 3 7, 9 18 and 20 25 have been examined. Claims 1, 3 7, 9 18 and 20 25 have been rejected.
- 2. The Examiner would like to thank the Applicant for the well-presented response, which was useful in the examination process.

Continued Examination

3. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on December 30, 2005 has been entered.

Response to Arguments

4. As an initial issue, in the interest of expediting the future examination process, the Examiner would like to enter into the record the following comments and Verilog HDL code for a 4 bit full adder taken from a book that teaches Verilog:

```
Module fulladd4 (sum, c_out, a, b, c_in)

// I/O port connections

output [3:0] sum;

output c_out;

input [3:0] a, b;

input c_in;

assign {c_out, sum} = a + b + c_in;

endmodule
```

4.1. In the above code, the "[3:0]" is a signal parameter that describes the bit width of the signals a, b and sum. It was common knowledge to the ordinary artisan to 1) put Verilog code in a file on a server, 2) use a text editor to change Verilog code, and 3) compile Verilog code with a Verilog

Art Unit: 2123

compiler. Using a text editor to change the [3:0] to [4:0], then compiling the code, would appear to meet the limitations of claim 1.

- 5. Regarding claims 7 and 15 rejected under 35 U.S.C. § 112:
 - **5.1.** Applicants' amendments to the claims overcome the rejections.
- 6. Regarding claims 1, 7, 15 and 18 rejected under 35 U.S.C. § 103:
 - **6.1.** The Applicants argue that:
 - 6.1.1. ExpressiveSystems describes an arrangement in which "Double clicking the signal editor allowing detailed changes to be made and applied to the local level or the entire design" (see, ExpressiveSystems P. 8). The office action interprets this passage to disclose "wherein the logic design modeule is operable to automatically update the logic design when the signal parameters in the central database are modified" in claim 1 as well as similar features in the other independent claims. However, it is respectfully submitted that ExpressiveSystems does not unambiguously or even impliedly describe or suggest the subject matter recited in the claims. In order to further clarify this difference, the claims have been amended to recite that the logic design is modified so that it is compatible with the modified signals. The cited passage in Expressive Systems does not suggest that there is any modification to a logic design in response to a change of a signal in the signal editor. Rather, Expressive Systems simply states that changes may be applied to an entire design. This statement simply does not disclose the subject matter recited in the claims.
 - arguments, however the Examiner respectfully disagrees. First, under a broad reasonable interpretation, changing a signal parameter (for example, changing the bit width of a signal from 4 bits to 5 bits) is a modification of a logic design. Second, the recited statement from ExpressiveSystems is, "Double clicking **opens** the signal editor allowing detailed changes to be made and applied to the local level or the entire design." The context of the recited statement is double clicking on a signal name to open the signal editor, and the following paragraph recites that the signal type can be refined (modified), and further, the "type refinement is automatically applied to a signal's entire hierarchical connection automatically." The Examiner asserts that this statement both describes and suggests that

Page 3

Art Unit: 2123

"the logic design module is operable to automatically update the logic design when the signal parameters in the central database are modified."

6.2. The Applicants further argue that:

- 6.2.1. Yamagishi fails to describe or even suggest a central database in which modifiable signal parameters are available to user nor a central database integrated into a logic design module. Rather, Yamagishi describes an arrangement in which design data is stored in a database to allow for incremental compiling (see, inter alia, Yamagishi section 2.3). There is no suggestion that this database stores data relating to signal parameters that may be modified by a plurality of users. Therefore, the skilled artisan would not have been motivated to combine ExpressiveSystems with Yamagishi nor would a skilled artisan have combined these two references to result in the recited subject matter without an unreasonable expectation of success.
 - 6.2.1.1. The Examiner respectfully replies: The Examiner appreciates the Applicants' arguments, however the Examiner respectfully disagrees. First, Yamagishi clearly both describes and suggests "a central database in which modifiable signal parameters are available to user nor a central database integrated into a logic design module." Yamagishi recites (page 13.2.2, section 2.2 Database FALNET), "FALNET (Function And Logic NET data) is a common database with a simulator, a logic simulator . . ." Yamagishi also displays (page 13.2.2, figure 1) a FALNET design window including a schematic logic diagram with signals annotated by signal parameters, and a note that HDL text can be displayed and edited. The text of page 13.2.2, left-side column, also recites that HDL and schematic views are supported, and the designer can change an one view and observe the effect in the other view. Therefore, Yamagishi both describes and suggests "a central database in which modifiable signal parameters are available to user nor a central database integrated into a logic design module."

The Examiner has demonstrated that the premise of the Applicants' argument is false, and therefore, the Applicants' conclusion does not follow. Accordingly the rejections of claims 1, 7, 15 and 18 are maintained.

- 7. Regarding claims 3, 20, and their dependent claims, rejected under 35 U.S.C. § 103:
 - 7.1. The Applicants argue that:

Art Unit: 2123

7.1.1. The references fail to disclose or otherwise suggest a logic design module that is structured and arranged to indicate design discrepancies automatically in the logic design resulting from the modifications to the signal parameters in the central database. IEEEVerilog describes an arrangement in which an error occurs if there are to many or too few bits to connect all instances. In other words, IEEEVerilog relates to an arrangement in which factors such as a number of bits are used to determine whether certain instances may be connected. This reference does not suggest that discrepancies in previously connected instances are automatically detected when a parameter is changed. Moreover, IEEEVerilog does not suggest that any discrepancies are indicated to a user. Therefore, the skilled artisan would not have combined ExpressiveSystems, Yamagishi, and IEEEVerilog to result in the subject matter of claims 3, 20, and their respective dependent claims.

Page 5

7.1.1.1. The Examiner respectfully replies: The Examiner appreciates the Applicants' arguments, however the Examiner respectfully disagrees. The Examiner agrees with the Applicants' statement that, "IEEEVerilog describes an arrangement in which an error occurs if there are to many or too few bits to connect all instances. In other words, IEEEVerilog relates to an arrangement in which factors such as a number of bits are used to determine whether certain instances may be connected." The preceding statement refers to signal widths. The Examiner respectfully disagrees with the Applicants' conclusions, "This reference does not suggest that discrepancies in previously connected instances are automatically detected when a parameter is changed. Moreover, IEEEVerilog does not suggest that any discrepancies are indicated to a user." First, the ordinary artisan would have known that when Verilog HDL is compiled, the compiler issues error messages to alert the designer of errors. Second, the reference does suggest that discrepancies in previously connected instances are automatically detected when a parameter is changed, because if a signal parameter is changed in source code that causes a discrepancy in previously connected instances, the Verilog HDL compiler would have automatically issued an error message when the source code was compiled. Therefore, IEEEVerilog both discloses and suggests a logic design module that is structured and arranged to indicate design discrepancies automatically in the logic design resulting from the modifications to the signal parameters.

Art Unit: 2123

The Examiner has demonstrated that the premise of the Applicants' argument is false, and therefore, the Applicants' conclusion does not follow. Accordingly, the rejections are maintained.

Claim Rejections - 35 USC § 103

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 10. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, <u>www.archive.org</u>, search for <u>www.expressivesystems.com</u>, February 8, 2001) in view of Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 10.1. The art of Expressive Systems is directed to logic design systems (page 2).

Art Unit: 2123

10.2. The art of Yamagishi is directed to logic design systems (page 13.2.1, Abstract, and section 1

Introduction).

- 10.3. ExpressiveSystems appears to teach:
 - 10.3.1. a logic design module operable to be used by one or more users to generate a logic design as part of an electrical circuit (page 2, first and second paragraphs).

Page 7

- 10.3.2. modifiable signal parameters that are accessible for use by the users of the logic design module (page 8 and page 9).
- 10.3.3. The logic design module is operable to automatically update the logic design when the signal parameters are modified (page 4, text and graphic inset figure located in the lower-right portion of the page; pages 8 9, especially the fourth paragraph that starts with "Clicking on signal names . . .", second sentence: "Double clicking opens the signal editor allowing detailed changes to be made and applied to the local level or the entire design"; page 10, Code Generation; pages 21 25, please note the automatic code generation after modifying signal parameters, and that adding new signal parameters constitutes modification of signal parameters in the database of signal parameters).
- **10.4.** ExpressiveSystems does not specifically teach:
 - 10.4.1. <u>a central database integrated with the logic design module</u> and including modifiable signal parameters that are accessible to use by the users of the logic design module in the logic design tasks.
 - 10.4.2. The logic design module is operable to automatically update the logic design when the signal parameters *in the central database* are modified
- 10.5. Yamagishi appears to teach:
 - 10.5.1. a central database integrated with the logic design module (pages 13.2.2 and 13.2.3, section 2.2

 Database FALNET).

Art Unit: 2123

10.6. ExpressiveSystems and Yamagishi are analogous art because they are both directed to the art of logic design systems.

- 10.7. The motivation to use the art of Yamagishi with the art of ExpressiveSystems would have been obvious given the statement in Yamagishi that the database allows much closer integration among tools than other commercially available frameworks (page 13.2.3, left-side of page, lines 1-3), and the expressed benefit in ExpressiveSystems of the software to save designers time and effort by simplifying the maintenance of the design (page 2, second paragraph).
- 11. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference) in view of IEEEVerilog (IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language, 1995, IEEE).
 - 11.1. Claim 3 is a dependent claim of claim 1, and thereby inherits all of the rejected limitations of claim 1.
 - 11.2. The art of ExpressiveSystems is directed to logic design systems (page 2).
 - 11.3. The art of IEEEVerilog is directed to logic design (page iii, section Introduction).
 - 11.4. ExpressiveSystems does not specifically teach that the logic design module is structured and arranged to indicate design discrepancies automatically in the logic design resulting from the modifications to the signal parameters in the central database.
 - 11.5. Yamagishi appears to teach a central database integrated with the logic design module (pages 13.2.2 and 13.2.3, section 2.2 Database FALNET).
 - 11.6. IEEEVerilog appears to teach indicating design discrepancies automatically in the logic design resulting from the modifications to the signal parameters (page 59, lines 1-25).

Art Unit: 2123

11.6.1. Regarding (page 59, lines 1-25); it is obvious that updating a signal bit width incorrectly for terminal connections would result in too few or too many bits to connect all the instances, which would

Page 9

cause an error.

11.7. ExpressiveSystems and IEEEVerilog are analogous art because they both include the problem of logic

design.

11.8. The motivation to use the art of IEEEVerilog with the art of ExpressiveSystems would have been

obvious since:

11.8.1. ExpressiveSystems generates Verilog computer code (page 24 and page 25), and IEEEVerilog

validates and executes Verilog computer code, and

11.8.2. given the expressed benefit in ExpressiveSystems that the software saves designers time and

effort by simplifying the maintenance of the design (page 2, second paragraph), and

11.8.3. indicating design discrepancies earlier in the design before generating Verilog computer code

would save time and effort.

11.9. Therefore, as discussed above, it would have been obvious to the ordinary artisan at the time of

invention to use the art of ExpressiveSystems with the art of IEEEVerilog to produce the claimed invention.

12. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive

Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and

Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system,

1993, IEEE 1993 Custom Integrated circuits conference) and IEEEVerilog (IEEE Standard Hardware

Description Language Based on the Verilog® Hardware Description Language, 1995, IEEE).

12.1. Claim 4 is a dependent claim of claim 3, and thereby inherits all of the rejected limitations of claim 3.

Art Unit: 2123

12.2. ExpressiveSystems appears to teach indicating a bit width (page 24, screen displayed at top of page, the bit width is embedded in the line).

- 12.3. ExpressiveSystems does not specifically teach indicating a bit width *error*.
- 12.4. IEEEVerilog appears to teach indicating a bit width error (page 59, lines 1-25).
 - 12.4.1. Regarding (page 59, lines 1-25); it is obvious that updating a signal bit width incorrectly for terminal connections would result in too few or too many bits to connect all the instances, which would cause an error.
- 12.5. Therefore, as discussed above, it would have been obvious to use the art of IEEEVerilog with the art of ExpressiveSystems to obtain the invention of claim 4.
- 13. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 13.1. Claim 5 is a dependent claim of claim 1, and thereby inherits all of the rejected limitations of claim 1.
 - 13.2. ExpressiveSystems appears to teach that the signal parameters include a signal bit width and a value for the signal bit width (page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32. This may be confirmed by examining the code generated on page 25).
- 14. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 14.1. Claim 6 is a dependent claim of claim 1, and thereby inherits all of the rejected limitations of claim 1.

Art Unit: 2123

4

- 14.2. ExpressiveSystems appears to teach that the signal parameters include a signal bit position and a value for the signal bit position (page 14, section labeled 'Flexible signal handling').
- 15. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) in view of Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 15.1. The art of ExpressiveSystems is directed to logic design systems (page 2).
 - 15.2. The art of Yamagishi is directed to logic design systems (page 13.2.1, Abstract, and section 1 Introduction).
 - **15.3.** ExpressiveSystems appears to teach:
 - 15.3.1. Defining a signal parameter with a value (page 8 and page 9).
 - 15.3.2. Maintaining the defined signal value (page 8 and page 9).
 - 15.3.3. Using the defined signal parameter in computer code for a logic design forming part of an electrical circuit (page 23 and page 24 and page 25 page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32).
 - 15.3.3.1. Regarding (page 23 and page 24 and page 25 page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32); the pages recited demonstrate defining a signal parameter followed by generation of computer code for logic design.
 - 15.3.4. Updating the value of a defined signal parameter (pages 8-9).
 - 15.3.5. Automatically updating a logic design with the updated value of a defined signal parameter when the value of the defined signals is updated (page 4, text and graphic inset figure located in the lower-right portion of the page; pages 8 9, especially the fourth paragraph that starts with "Clicking on

3

signal names . . . ", second sentence: "Double clicking opens the signal editor allowing detailed changes to be made and applied to the local level or the entire design"; page 10, Code Generation; pages 21 – 25, please note the automatic code generation after modifying signal parameters, and that adding new signal parameters constitutes modification of signal parameters in the database of signal parameters. It would have been obvious that the computer code for logic design is generated using the stored value of the signal parameter, so that the computer code for logic design would be generated using an updated signal parameter).

- **15.4.** ExpressiveSystems does not specifically teach:
 - 15.4.1. Maintaining the defined signal value *in a central database*.
 - **15.4.2.** Using the defined signal parameter <u>that is maintained in the central database</u> in computer code for a logic design forming part of an electrical circuit.
 - 15.4.3. Updating the value of a defined signal parameter in the central database.
 - 15.4.4. Automatically updating a logic design with the updated value of a defined signal parameter when the value of the defined signals is updated *in the central database*.
- 15.5. Yamagishi appears to teach a central database integrated with the logic design module (pages 13.2.2 and 13.2.3, section 2.2 Database FALNET).
- **15.6.** ExpressiveSystems and Yamagishi are analogous art because they are both directed to the art of logic design systems.
- 15.7. The motivation to use the art of Yamagishi with the art of ExpressiveSystems would have been obvious given the statement in Yamagishi that the database allows much closer integration among tools than other commercially available frameworks (page 13.2.3, left-side of page, lines 1-3), and the expressed benefit in ExpressiveSystems of the software to save designers time and effort by simplifying the maintenance of the design (page 2, second paragraph).

Art Unit: 2123

15.8. Therefore, as discussed above, it would have been obvious to the ordinary artisan at the time of invention to use the art of Yamagishi with the art of ExpresiveSystems to obtain the claimed invention.

Page 13

- 16. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference) in view of IEEEVerilog (IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language, 1995, IEEE).
 - 16.1. Claim 9 is a dependent claim of claim 7, and thereby inherits all of the rejected limitations of claim 7.
 - 16.2. The art of Expressive Systems is directed to logic design systems (page 2).
 - 16.3. The art of IEEEVerilog is directed to logic design (page iii, section Introduction).
 - 16.4. ExpressiveSystems does not specifically teach automatically indicating design discrepancies in the logic design that result from updating the value of the defined signal parameter.
 - 16.5. IEEEVerilog appears to teach indicating design discrepancies automatically in the logic design resulting from the modifications to the signal parameters (page 59, lines 1-25).
 - 16.5.1. Regarding (page 59, lines 1-25); it is obvious that updating a signal bit width incorrectly for terminal connections would result in too few or too many bits to connect all the instances, which would cause an error.
 - 16.6. ExpressiveSystems and IEEEVerilog are analogous art because they both are directed to the problem of logic design.
 - 16.7. The motivation to use the art of IEEEVerilog with the art of ExpressiveSystems would have been obvious since:

ľ

Art Unit: 2123

Page 14

- 16.7.1. ExpressiveSystems generates Verilog computer code (<u>page 24 and page 25)</u>, and IEEEVerilog executes Verilog computer code, and
- 16.7.2. given the expressed benefit in ExpressiveSystems that the software saves designers time and effort by simplifying the maintenance of the design (page 2, second paragraph), and
- 16.7.3. indicating design discrepancies earlier in the design before generating Verilog computer code would save time and effort.
- 16.8. Therefore, as discussed above, it would have been obvious to the ordinary artisan at the time of invention to use the art of ExpressiveSystems with the art of IEEEVerilog to produce the claimed invention.
- 17. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference) in view of IEEEVerilog (IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language, 1995, IEEE).
 - 17.1. Claim 10 is a dependent claim of claim 9, and thereby inherits all of the rejected limitations of claim 9.
 - 17.2. ExpressiveSystems appears to teach graphically indicating a bit width (page 24, screen displayed at top of page, the bit width is embedded in the line).
 - 17.3. ExpressiveSystems does not specifically teach indicating a bit width *error*.
 - 17.4. IEEEVerilog appears to teach indicating a bit width error (page 59, lines 1 25).
 - 17.4.1. Regarding (page 59, lines 1-25); it is obvious that updating a signal bit width incorrectly for terminal connections would result in too few or too many bits to connect all the instances, which would cause an error.

Art Unit: 2123

17.5. Therefore, as discussed above, it would have been obvious to use the art of IEEEVerilog with the art of ExpressiveSystems to obtain the invention of claim 10.

- 18. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, <u>www.archive.org</u>, search for <u>www.expressivesystems.com</u>, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 18.1. Claim 11 is a dependent claim of claim 7, and thereby inherits all of the rejected limitations of claim 7.
 - 18.2. ExpressiveSystems appears to teach that the signal parameter includes a signal bit width and the value includes a value for the signal bit width (page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32. This may be confirmed by examining the code generated on page 25).
- 19. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 19.1. Claim 12 is a dependent claim of claim 7, and thereby inherits all of the rejected limitations of claim 7.
 - 19.2. ExpressiveSystems appears to teach that the signal parameter includes a signal bit position and the value includes a value for the signal bit position (page 14, section labeled 'Flexible signal handling', 'Multi-bit signals can be created with non-zero starting indexes', and page 8, on the signal display window, in the column labeled 'Signal Name', the signal named 10 DATA[15:0]).
- 20. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and

Art Unit: 2123

•

Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).

Page 16

- 20.1. Claim 13 is a dependent claim of claim 7, and thereby inherits all of the rejected limitations of claim 7.
- 20.2. ExpressiveSystems appears to teach that the signal parameter includes a bit field and the value includes a value for the bit field (page 14, section labeled 'Flexible signal handling', 'Multi-bit signals can be created with non-zero starting indexes', and page 8, on the signal display window, in the column labeled 'Signal Name', the signal named IO DATA[15:0]).
- 21. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 21.1. Claim 14 is a dependent claim of claim 7, and thereby inherits all of the rejected limitations of claim 7.
 - 21.2. Yamagishi appears to teach accessing the central database by one or more users (page 13.2.1, figure

 1).
- 22. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) in view of Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 22.1. The art of ExpressiveSystems is directed to logic design systems (page 2).
 - 22.2. The art of Yamagishi is directed to logic design systems (page 13.2.1, Abstract, and section 1 Introduction).
 - **22.3.** ExpressiveSystems appears to teach:

Art Unit: 2123

- 22.3.1. Defining a signal parameter with a value (page 8 and page 9).
- 22.3.2. Defining one or more signal parameters (page 8 and page 9).
- 22.3.3. A value for the signal parameters (page 8 and page 9).
- 22.3.4. A logic design module that uses the signal parameters in a logic design forming part of an electrical circuit (page 23 and page 24 and page 25 page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32).
 - 22.3.4.1. Regarding (page 23 and page 24 and page 25 page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32); the pages recited demonstrate defining a signal parameter followed by generation of computer code for logic design.
- 22.3.5. A value for the defined signal parameters is operable to be modified (pages 8-9).
- 22.3.6. The logic design is automatically updated with the modified value of the defined signal parameters when the value for the defined signal parameters is modified (page 4, text and graphic inset figure located in the lower-right portion of the page; pages 8 9, especially the fourth paragraph that starts with "Clicking on signal names . . .", second sentence: "Double clicking opens the signal editor allowing detailed changes to be made and applied to the local level or the entire design"; page 10, Code Generation; pages 21 25, please note the automatic code generation after modifying signal parameters, and that adding new signal parameters constitutes modification of signal parameters in the database of signal parameters).
- **22.4.** ExpressiveSystems does not specifically teach:
 - 22.4.1. A central database accessible by one or more users.
 - 22.4.2. One or more signal parameters defined in the central database.

Art Unit: 2123

22.4.3. <u>an interface between the central databases and</u> a logic design module that uses the signal parameters in a logic design.

- 22.4.4. A value for the defined signal parameters in the central database is operable to be modified.
- 22.4.5. The logic design is automatically updated with the modified value of the defined signal parameters when the value for the defined signal parameters *in the central database* is modified.
- 22.5. Yamagishi appears to teach a central database accessible by one or more users (page 13.2.1, figure 1, and pages 13.2.2 and 13.2.3, section 2.2 Database FALNET).
- 22.6. Yamagishi appears to teach logic design data stored in a central database (page 13.2.1, section 2 FALcyber).
- 22.7. Yamagishi appears to teach an interface between the central databases and a logic design module (pages 13.2.2 and 13.2.3, section 2.2 Database FALNET).
- **22.8.** ExpressiveSystems and Yamagishi are analogous art because they are both directed to the art of logic design systems.
- 22.9. The motivation to use the art of Yamagishi with the art of ExpressiveSystems would have been obvious given the statement in Yamagishi that the database allows much closer integration among tools than other commercially available frameworks (page 13.2.3, left-side of page, lines 1-3), and the expressed benefit in ExpressiveSystems of the software to save designers time and effort by simplifying the maintenance of the design (page 2, second paragraph).
- **22.10.** Therefore, as discussed above, it would have been obvious to the ordinary artisan at the time of invention to use the art of Yamagishi with the art of ExpresiveSystems to obtain the claimed invention.
- 23. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and

Art Unit: 2123

Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).

- 23.1. Claim 16 is a dependent claim of claim 15, and thereby inherits all of the rejected limitations of claim 15.
- 23.2. ExpressiveSystems appears to teach that the signal parameters include a signal bit width and the value includes a value for the signal bit width (page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32. This may be confirmed by examining the code generated on page 25).
- 24. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 24.1. Claim 17 is a dependent claim of claim 15, and thereby inherits all of the rejected limitations of claim 15.
 - 24.2. ExpressiveSystems appears to teach that the signal parameters include a signal bit position and the value includes a value for the signal bit position (page 14, section labeled 'Flexible signal handling', 'Multi-bit signals can be created with non-zero starting indexes', and page 8, on the signal display window, in the column labeled 'Signal Name', the signal named 10 DATA[15:0]).
- 25. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) in view of Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 25.1. The art of Expressive Systems is directed to logic design systems (page 2).

Art Unit: 2123

- 25.2. The art of Yamagishi is directed to logic design systems (page 13.2.1, Abstract, and section 1 Introduction).
- 25.3. ExpressiveSystems appears to teach:
 - 25.3.1. Defining a signal parameter with a value (page 8 and page 9).
 - 25.3.2. Maintaining the defined signal parameter (page 8 and page 9).
 - 25.3.3. Using the defined signal parameter in computer code for a logic design forming part of an electrical circuit (page 23 and page 24 and page 25 - page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32).
 - 25.3.3.1. Regarding (page 23 and page 24 and page 25 - page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32); the pages recited demonstrate defining a signal parameter of the signal database followed by generation of computer code for logic design.
 - 25.3.4. Updating the value of a defined signal parameter (pages 8-9).
 - 25.3.5. Automatically updating a logic design with the updated value of a defined signal parameter when the value of the defined signal parameter is updated (page 4, text and graphic inset figure located in the lower-right portion of the page; pages 8 - 9, especially the fourth paragraph that starts with "Clicking on signal names . . .", second sentence: "Double clicking opens the signal editor allowing detailed changes to be made and applied to the local level or the entire design"; page 10, Code Generation; pages 21 – 25, please note the automatic code generation after modifying signal parameters, and that adding new signal parameters constitutes modification of signal parameters in the database of signal parameters. It would have been obvious that the computer code for logic design is generated using the stored value of the signal parameter, so that the computer code for logic design would be generated using an updated signal parameter).

Art Unit: 2123

25.4. ExpressiveSystems does not teach specifically teach:

25.4.1. Using the defined signal parameter <u>that is maintained in the central database</u> in computer code for a logic design forming part of an electrical circuit.

25.4.2. Maintaining the defined signal parameter in a central database.

25.4.3. Updating the value of a defined signal parameter in the central database.

25.4.4. Automatically updating a logic design with the updated value of a defined signal parameter when

the value of the defined signal parameter is updated in the central database.

25.5. Yamagishi appears to teach maintaining logic design data in a central database (page 13.2.1, section 2

FALcyber, and pages 13.2.2 and 13.2.3, section 2.2 Database FALNET).

25.6. ExpressiveSystems and Yamagishi are analogous art because they are both directed to the art of logic

design systems.

25.7. The motivation to use the art of Yamagishi with the art of ExpressiveSystems would have been

obvious given the statement in Yamagishi that the database allows much closer integration among tools than

other commercially available frameworks (page 13.2.3, left-side of page, lines 1-3), and the expressed benefit

in ExpressiveSystems of the software to save designers time and effort by simplifying the maintenance of the

design (page 2, second paragraph).

25.8. Therefore, as discussed above, it would have been obvious to the ordinary artisan at the time of

invention to use the art of Yamagishi with the art of ExpresiveSystems to obtain the claimed invention.

26. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Expressive Systems (Internet Archive

Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and

Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system,

nit: 2123

Page 22

Description Language Based on the Verilog® Hardware Description Language, 1995, IEEE).

26.1. Claim 20 is a dependent claim of claim 18, and thereby inherits all of the rejected limitations of claim

1993, IEEE 1993 Custom Integrated circuits conference) in view of IEEEVerilog (IEEE Standard Hardware

18.

26.2. The art of ExpressiveSystems is directed to logic design (page 2).

26.3. The art of IEEEVerilog is directed to logic design (page iii, section Introduction).

26.4. ExpressiveSystems does not specifically teach automatically indicating design discrepancies occurring

in the logic design that result from updating the value of the defined signal parameter.

26.5. IEEEVerilog appears to teach automatically indicating design discrepancies occurring in the logic

design that result from updating the value of the defined signal parameter (page 59, lines 1-25).

26.5.1. Regarding (page 59, lines 1 - 25); it is obvious that updating a signal bit width incorrectly for

terminal connections would result in too few or too many bits to connect all the instances, which would

cause an error.

26.6. ExpressiveSystems and IEEEVerilog are analogous art because they are both directed to the art of

logic design.

26.7. The motivation to use the art of IEEEVerilog with the art of ExpressiveSystems would have been

obvious since:

26.7.1. ExpressiveSystems generates Verilog computer code (page 24 and page 25), and

26.7.2. given the expressed benefit in Expressive Systems that the software saves designers time and

effort by simplifying the maintenance of the design (page 2, second paragraph).

Art Unit: 2123

26.7.3. Indicating design discrepancies earlier in the design before generating Verilog computer code would save time and effort.

- 27. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference) and IEEEVerilog (IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language, 1995, IEEE).
 - 27.1. Claim 21 is a dependent claim of claim 20, and thereby inherits all of the rejected limitations of claim20.
 - 27.2. ExpressiveSystems appears to teach graphically indicating a bit width (page 24, screen displayed at top of page).
 - 27.3. ExpressiveSystems does not specifically teach graphically indicating a bit width error.
 - 27.4. IEEEVerilog appears to teach indicating a bit width error (page 59, lines 1-25).
 - 27.4.1. Regarding (page 59, lines 1-25); it is obvious that updating a signal bit width incorrectly for terminal connections would result in too few or too many bits to connect all the instances, which would cause an error.
 - 27.5. Therefore, as discussed above, it would have been obvious to use the art of IEEEVerilog with the art of ExpressiveSystems to obtain the invention of claim 21.
- 28. Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).

Art Unit: 2123

28.1. Claim 22 is a dependent claim of claim 18, and thereby inherits all of the rejected limitations of claim 18.

- 28.2. ExpressiveSystems appears to teach that the signal parameter includes a signal bit width and the value includes a value for the signal bit width (page 23, on the Net Editor screen, in the field labeled New Signal(s), a signal is named dBus with a width of 32. This may be confirmed by examining the code generated on page 25).
- 29. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 29.1. Claim 23 is a dependent claim of claim 18, and thereby inherits all of the rejected limitations of claim 18.
 - 29.2. ExpressiveSystems appears to teach that the signal parameter includes a signal bit position and the value includes a value for the signal bit position (page 14, section labeled 'Flexible signal handling', 'Multi-bit signals can be created with non-zero starting indexes').
- 30. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).
 - 30.1. Claim 24 is a dependent claim of claim 18, and thereby inherits all of the rejected limitations of claim 18.
 - 30.2. ExpressiveSystems appears to teach that the signal parameter includes a bit field and the value includes a value for the bit field (page 14, section labeled 'Flexible signal handling', 'Multi-bit signals can be created

Art Unit: 2123

with non-zero starting indexes', and page 8, on the signal display window, in the column labeled 'Signal Name', the signal named IO DATA[15:0]).

31. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over ExpressiveSystems (Internet Archive Wayback Machine, www.archive.org, search for www.expressivesystems.com, February 8, 2001) and Yamagishi (Yamagishi, Kunihiko; Sekine, Masatoshi; A multi-representational design data capture system, 1993, IEEE 1993 Custom Integrated circuits conference).

- 31.1. Claim 25 is a dependent claim of claim 18, and thereby inherits all of the rejected limitations of claim 18.
- 31.2. Yamagishi appears to teach permitting one or more users to access the central database (page 13.2.1, figure 1).
- 32. Examiner's Note: Examiner has cited particular columns and line numbers in the references applied to the claims above for the convenience of the applicant. Although the specified citations are representative of the teachings of the art and are applied to specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant in preparing responses, to fully consider the references in their entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the Examiner.

Art Unit: 2123

Conclusion

- 33. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Russell L. Guill whose telephone number is 571-272-7955. The examiner can normally be reached on Monday Friday 9:00 AM 5:30 PM.
- 34. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul Rodriguez can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Any inquiry of a general nature or relating to the status of this application should be directed to the TC2100 Group Receptionist: 571-272-2100.
- 35. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Russ Guill Examiner Art Unit 2123

RG

Art Unit 2425 2123